R ecently, the so-called materials-on-demand paradigm has been proposed 1 thanks to the possibility of forming a three-dimensional (3D) material with tailored characteristics by combining layers of two-dimensional (2D) materials, such as graphene 2 , and other single/few-atomic-layer semiconductors, insulators and metals 3, 4 . In many ways, this paradigm is a modern and challenging evolution of what in the 1980s was called 'bandgap engineering' 5 or 'band-structure engineering' 6 , that is, the artificial modification of band-edge profiles using heterostructures made possible by epitaxial growth of III-V, II-VI and IV-IV (ref.
R ecently, the so-called materials-on-demand paradigm has been proposed 1 thanks to the possibility of forming a three-dimensional (3D) material with tailored characteristics by combining layers of two-dimensional (2D) materials, such as graphene 2 , and other single/few-atomic-layer semiconductors, insulators and metals 3, 4 . In many ways, this paradigm is a modern and challenging evolution of what in the 1980s was called 'bandgap engineering' 5 or 'band-structure engineering' 6 , that is, the artificial modification of band-edge profiles using heterostructures made possible by epitaxial growth of III-V, II-VI and IV-IV (ref. 7 ) materials systems. Pioneering the use of heterostructures of nearly latticematched semiconductor layers of few nanometres, researchers at US and Japanese research laboratories proposed and demonstrated new device concepts, such as hot-electron transistors 8 or resonant tunnelling transistors 9, 10 , as well as optimized devices, such as graded-base bipolar transistors 11 . This capability transformed optoelectronics and electronics, as testified by the realization of the fastest transistor commonly used in telecommunications, that is, the heterojunction bipolar transistor.
The semiconductor industry has made intense use of new materials and device engineering techniques to sustain Moore's law. This has been especially true in the past 15 years, when strained silicon (using SiGe in the source and drain) was introduced at the so-called 90 nm node, high-k gate dielectrics and metal gates at the 45 nm node, and the tri-gate geometries at the 22 nm node 12 . As devices are scaled down to nanometre feature sizes, the boundary between materials and devices as separate physical abstractions becomes blurred.
Lateral and vertical heterostructures of 2D materials can represent an enabling device engineering technology beyond what can be accomplished by either Si and SiGe or III-V materials systems (cubic systems). Indeed, the ability to fabricate lateral 2D heterostructures with graphene and hexagonal boron nitride (h-BN) [13] [14] [15] [16] , or with different phases (metallic and semiconducting) of transition metal dichalcogenides (TMDs) 17, 18 provides additional degrees of freedom for device engineering at the atomistic scale, with vertical and/or planar heterostructures. These developments have the potential to revolutionize electronics and optoelectronics via quantum engineering of electron devices. Several recent reports 19, 20 suggested that twisted layers of 2D materials can modify the transport properties of the stacked layers significantly [19] [20] [21] . There is a difference in scope between quantum engineering and band-structure engineering: while the latter mainly enables a modulation of the band-edge profiles and of bandgaps by controlling alloy composition during materials growth, quantum engineering involves heterostructures with layers that often have no atomic species in common (for example, MoS 2 -WSe 2 ), or have incommensurate lattice structures and completely different band structure. In addition, combinations of lateral and vertical heterostructures can be devised, largely expanding the range of possibilities in the direction of atom-by-atom transistor design.
Pioneering research has already demonstrated proof-of-principle transistors with vertical graphene-based [22] [23] [24] [25] [26] or TMD heterostructures 27, 28 , transistors with lateral heterostructures [29] [30] [31] [32] and non-volatile memory cells 33, 34 , as well as optoelectronic devices such as photodiodes based on 2D vertical heterostructures 35, 36 , and highquantum-efficiency photovoltaic cells based on TMDs/graphene stacks 37 . The number of 2D materials already used to form the socalled van der Waals heterostructures is of the order of a few tens 3 . This number will surely increase as the number of 2D materials and more conventional heterostructures or metal/semiconductor contacts are identified and fundamental properties studied.
In this Perspective, we discuss the challenges, the opportunities and the potential of quantum engineered transistors by exploiting the fundamental properties of 2D materials and their heterostructures. We focus on field-effect transistors (FETs), because they can be used with current digital logic architectures and already exhibit promising operation at room temperature. Devices based on other operation mechanisms 38, 39 are beyond the scope of the present paper. We consider the fundamental issues related to device/material fabrication from an industrial point of view, and the attainable device performance, using as a benchmark the expected evolution of complementary metal-oxide-semiconductor (CMOS) technology, outlined by semiconductor industry roadmaps 40, 41 . We also critically discuss transistor structures that-even under extremely optimistic fabrication conditions-cannot be competitive with the 
Fabrication of vertical and lateral heterostructures
The direct growth of III-V, II-VI and IV-IV heterostructures has been used in volume manufacturing 45 for a few decades. Heterostructures of these materials have been grown predominantly by molecular beam epitaxy (MBE) 46 , and by metal-organic chemical vapour deposition (MOCVD) and, given that the individual layers have a thickness of at least several nanometres, their growth at reduced temperatures, to minimize inter-diffusion, is now pervasive.
The fabrication of 2D materials-based heterostructures presents a new set of opportunities and challenges. A key aspect of 2D materials is the fact that under ideal conditions they are expected to have low interfacial defects unlike 3D materials, and, because of the weak interlayer van der Waals bonding, they are also expected to have lower inter-diffusion compared to their 3D counterparts. Moreover, 2D materials-based vertical heterostructures are less sensitive to lattice mismatch, thus enabling high-quality abrupt interfaces with low trap densities. Additionally, perhaps a minor point, less material will be needed for device fabrication with respect to 3D cubic materials.
Significant progress has been made in the growth of graphene on metals and on SiC (ref. 47 ). Progress has also been reported on the growth of h-BN (refs 48, 49 ) and TMD [50] [51] [52] materials, but growth of large-area monolayer or controlled few-layer single crystals is still elusive and will require significant time and resources. As with any new material, there are many challenges in the deposition of 2D materials to form heterostructures, depending on the specific 2D material. For example, in the case of graphene and h-BN, it is important to use a catalyst to grow the film [48] [49] [50] 54 and the challenge is to transfer the film onto the desired substrate or to grow it in situ. In the case of the TMD materials family, the challenge is in the nucleation and growth of single crystals on dissimilar surfaces (dielectric oxides, TMDs or h-BN).
Lateral growth of 2D materials also presents a number of opportunities. In this case, the structures must be fabricated by creating materials sequentially by selective lateral growth processes. The development of this technology may also enable bottom-up techniques 53 . Two-dimensional growth has already been clearly demonstrated for graphene on Cu (ref. 54 ). Deterministic nucleation and growth of graphene on Cu has also been proven to yield hexagonal graphene single crystals 55 . In principle, this process can be extended to the growth of lateral structures that follow predetermined layouts. The process of course will require careful edge functionalization depending on the lateral heterostructure composition profile. The growth anisotropy is a critical advantage of 2D materials in comparison to 3D materials that has already been demonstrated in both graphene 54, 56 and, more recently, in TMDs
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. The most important challenge, for devices based on both lateral and vertical heterostructures, is the preparation of the basic materials followed by their integration in the desired device structure. While vertical heterostructures, in principle, can be formed by direct growth (Fig. 1a) or by a transfer process for planar geometries (Fig. 1b) , lateral heterostructures must be grown in place by some chemical means. At present, three methods are used or are under evaluation for the fabrication of 2D materials-based heterostructures 58 : (1) layer-by-layer stacking via mechanical transfer of CVDgrown films and exfoliated natural or synthetic bulk-grown 2D materials; (2) direct growth by CVD, MBE or atomic layer epitaxy (ALE); and (3) layer-by-layer deposition of solution-processed 2D crystals. However, at this time, all of the aforementioned approaches have limitations.
Layer-by-layer stacking or deterministic placement of 2D materials via mechanical transfer is the only technique that has been successfully used to create heterostructures and heterostructure devices. The method has relied principally on the mechanical exfoliation of bulk layered materials into atomically thin sheets 59 , but more recently the direct transfer of CVD-grown films (Fig. 1b) has also been used. The method has been extensively used for graphene, bilayer graphene, h-BN and TMDs to fabricate various stacked devices 60 . While transfer techniques of synthetic films or exfoliated layers from natural or synthetic bulk crystals have enabled the demonstration of many proof-of-principle stacked devices, allowing fundamental understanding of physical phenomena in these structures, manufacturing processes of heterostructures on a large scale have not been developed yet. It should be noted that mechanical exfoliation from either natural or synthetic bulk crystals is not believed to be a manufacturable process at present, given the small size of the available crystals. So far, CVD or MBE techniques have been favoured for the growth of thin films of the various 2D materials 47 ; these growth techniques will certainly be optimized for single-layer films of graphene, h-BN and TMDs, as has been done for traditional materials used by the semiconductor industry.
The selection of the growth technique will depend mainly on device design and integration scheme and, secondarily, on techniques that yield the highest quality material. The availability of high-quality synthetic 2D films will enable the development of equipment for transfer with and without rotational alignment of 2D materials for the fabrication of any type of planar on-demand vertical heterostructure. As new equipment is developed for transfer and placement of the 2D films, many opportunities will emerge for the integration of these material structures in semiconductor manufacturing flows. The ideal or preferred case would be to use MBE, CVD and ALE processes to create/grow in situ new heterostructures. However, it is envisioned that the growth of on-demand aligned heterostructures (Fig. 1a) using these techniques could be extremely difficult, particularly in the case of twisted layers (Fig. 1c) .
In the case of aligned heterostructures, nucleation and growth processes will have to be developed. The growth of these heterostructures on a large scale could be facilitated by the development of selective ALE growth, thus mitigating the need for large-area single crystals. However, the case of twisted heterostructures, not discussed here given the immaturity of this technology, will require transfer of individual films with precise rotational alignment on planar surfaces. If in situ growth of layered structures becomes elusive, dry transfer protocols must be developed to create vertical heterostructures.
The manufacturing techniques will have to ensure that the transferred films have clean surfaces to enable the ultimately necessary low-defect-density 2D-2D interfaces. It is important to note that these transfer techniques will be limited to planar vertically aligned and twisted structures 3 . In recent reports 56, 61, 62 , dry transfer of graphene using pick and place techniques exploiting h-BN as the dielectric has proved to be successful through the demonstration of very high carrier mobility (ranging from 30,000-80,000 cm 2 V -1 s -1 ) in graphene on h-BN. These results suggest that high-quality films can be achieved; the question is how these processes can be transferred to a manufacturing environment. In the case of h-BN, small high-quality films can be exfoliated from small bulk synthetic crystals but, while progress is being made in growing large-area thin films by CVD processes, the quality is still not as high as the exfoliated films and the thin-film crystals are still at the micron level. Therefore, more work has to be done to achieve high-quality synthetic h-BN thin films. Additionally, if rotational alignment of 2D material heterostructures begins to yield devices with performance that exceeds non-controlled stacking or registered films, the industry will have to develop tools to achieve controlled alignment of 2D materials.
The growth of TMDs faces similar challenges to h-BN in that wafer-scale single crystals are still not available, and stacked-crystals and layer-by-layer wafer-scale single-crystal growth are yet to be demonstrated. Significant efforts are being dedicated to the understanding of single-crystal growth by CVD through simulations 63 and experiments 51, 64 . The growth of lateral heterostructures (Fig. 1d,e) , as described above, will require a different approach. Seeding experiments performed up until now 64, 65 will form the basis for future lateral heterostructures. Seeding of both graphene and TMD films has already been demonstrated and it is not difficult to imagine a process in which sequential films can be grown in a similar way to graphene on Cu, where isotopic C was used to demonstrate lateral growth 54 .
For lower-performance devices, layer-by-layer deposition from 2D crystal-based inks is another strategy for the scalable production of 2D heterostructures 66, 67 . However, although progress has been made in this field [66] [67] [68] [69] , even under the best conditions these materials will not meet high-performance device requirements and thus will not be discussed further in this article.
Vertical and lateral heterostructure field effect transistors
In the pioneering years of a new field in science and technology, creativity flourishes and many original concepts are proposed, sometimes at the expense of good design. After this initial creative phase, a screening phase is needed, since the measure of an electron device is the improvement in performance and in functionality over the incumbent technology.
Indeed, the possibilities opened up by vertical and lateral heterostructures have unleashed the creativity of researchers in recent years, leading to the proposals of new transistor concepts and to the experimental demonstration of different heterostructures of 2D materials. Figure 2 shows seven examples of potential transistor structures. At the most basic level, the devices shown in Fig. 2 share a common operating principle: the current between one contact (source) and the other contact (drain), separated by an energy barrier-sometimes called the channel-is controlled by modulating the height or the shape of such barrier via the voltage applied to the gate electrode. For most transistor structures, we can have a 'lateral' implementation, in which current flows in the plane through a lateral heterostructure, and a 'vertical' implementation, in which current flows in the direction perpendicular to the layers.
In vertical 22, 24, 27 and lateral 28, [30] [31] [32] 70 heterostructure FETs, the channel consists of a material with a larger gap than that used in the source and drain regions. In both cases, the voltage applied to the top gate modulates the energy barrier height and therefore the current. An interesting aspect is that heterostructures enable real device optimization: on the one hand, the large gap region enables the suppression of the current in the OFF state, thus yielding large current modulation; on the other hand, mobility is inversely correlated with the energy gap, that is, small or zero-gap materials in the source and drain regions provide us with high-mobility regions and low-resistance contacts 4 . In vertical 23 and lateral 70 barristors, the Schottky barrier height between a semimetal source with a low density of states (for example, graphene) and a semiconductor drain is modulated by the top gate voltage, thus tuning the thermionic current.
In the case of the graphene base transistor 25, 26 , the barrier between source and drain is represented by a graphene sheet sandwiched between two insulator or semiconducting layers. The voltage [29] [30] [31] Vertical barristor 23 Lateral barristor 70 Graphene base transistor (GBT) 25, 26 Lateral heterostructure TFET (LH-TFET) applied to the graphene sheet, the 'base' , modulates the shape and the height of the barrier. This structure is intrinsically vertical, since its main asset is the exploitation of a one-atom-thick base, whichat least in principle-can enable ultrafast traversal times. In practice, radio-frequency operation of graphene base transistors is limited by inter-electrode capacitances, which can dominate over the capacitance associated with charge transport, and by the relatively small tunnelling/thermionic currents. Another option is represented by vertical and lateral tunnel FETs, in which drain current flows via interband tunnelling through a lateral or a vertical type-II heterostructure 71 . In this case, by varying the voltage applied to the top gate, the tunnelling barrier profile can be modified, hence modifying its transmission coefficient and the current (Fig. 2) . Type-II heterostructures are particularly convenient because they can provide a very transparent barrier in the ON state, due to the staggered band alignment 72 . All the transistor structures mentioned represent a revolution in terms of materials and device structures, but they still must be used in conventional digital logic, that is, the CMOS logic architectures used in present-day silicon technology. For this reason, we can assess the prospects of each device type using as a benchmark the consensus on the expected evolution of silicon technology illustrated in Fig. 3 41 . According to these consensus documents and to more recent experimental results 43 and technology computer aided design (TCAD) analysis 44 , in the short term the so-called FinFETs, proposed by UC Berkeley in 1998 42 and first manufactured by Intel in 2011 for the 22 nm node, and the lateral GAA FETs can sustain Moore's law up to the so-called 8/7 nm technology node (expected in 2021) and possibly even beyond based on fabrication considerations 44 . Fully-depleted Silicon-on-Insulator (FDSOI)
technology is expected to stop at the 11/10 nm technology node. Both the ITRS and the IRDS acknowledge that there will be unresolved issues by 2021, indicating that vertical GAA transistors or monolithic 3D integration, that is, vertical stacking of planar transistors, will be the likely solutions. Increasing the number of vertically stacked transistors enables the continued increase of the number of transistors per chip, required by Moore's law, even at constant transistor size. In this context, transistors based on 2D materials can have intrinsic advantages, since the van der Waals interactions between adjacent layers pose less stringent constraints on vertical stacking, and therefore might be suitable to the stacking of many transistor layers with no or limited performance degradation.
Limited interaction between adjacent layers is promising for preserving charge carrier mobility in the case of very thin layers. It is indeed well-known [73] [74] [75] 77 that in the case of silicon, germanium and InAs, charge carrier mobility sharply decreases with decreasing layer thickness. Indeed, with decreasing layer thickness, we have increased quantum confinement of electrons that causes an increase in electron-phonon scattering rates, surface roughness scattering rates and scattering due to thickness variations and remote phonons, all mechanisms leading to mobility degradation (Fig. 4a) . On the contrary, semiconducting TMDs can provide thinner layers with a mobility value in the 20-200 cm 2 V -1 s -1 range [78] [79] [80] [81] [82] 84 . Graphene has been shown to achieve mobility at room temperature exceeding 2,000 cm 2 V -1 s -1 on SiO 2 substrates 76 and close to 80,000 cm 2 V -1 s -1 on h-BN (ref.
61
). The corresponding mean free path (Fig. 4b) in TMD films is in the range of 1-4 nm for TMDs and of 20-100 nm for graphene, as extracted from mobility data of Fig. 4a , which is comparable to the channel or barrier region of a 2D heterostructure-based transistor 22, 24, 27, 31, 70 . This suggests that transport will be dominated by the quality of the lateral heterojunctions, which are, however, still insufficiently controlled and understood. ) and at least one order of magnitude higher for metal-TMD contact resistance 86 . However, the evolution of FETs to ultrathin body structures reduces the difference between 2D materials and bulk semiconductors (Fig. 4c) . In addition, requirements on R C can likely be relaxed by one order of magnitude for digital applications, and heterostructures allow contact materials optimization. Still, this is one of the most critical areas for the development of electronic devices based on 2D materials.
To assess the transistor performance, the two main figures of merit (FoM) for digital applications are the effective delay time, which is a measure of device speed, and the power-delay product, which is a measure of energy efficiency 58 . The effective delay time is defined as:
DD ON and the power-delay product as:
where C is the transistor gate capacitance and V DD is the supply voltage.
Here, we should stress that, in a n-type FET, both the so-called OFF current I OFF and ON current I ON are the drain currents when the source is at zero voltage and the drain is at the supply voltage 87, 88 ) and MoS 2 /Ni (ref. 87 V DD . I ON is obtained when the gate is at V DD (ON state), whereas I OFF is obtained when the gate is at zero voltage (OFF state).
The FoM must be referred to the two main application classes for CMOS technology, high performance (HP) and low power (LP), which put different constraints on the static power consumption. At the transistor level, they translate into specifications for the OFF current, that is, I OFF must be 100 nA μ m -1 in the case of HP devices and 100 pA μ m -1 in the case of LP devices 40, 41 . A lower I OFF for the LP application class typically implies a lower I ON and therefore higher τ at fixed V DD . The route for device optimization is clear: the steeper the current modulation the better, since increasing I ON with low V DD and with low C-at fixed I OFF -has a positive impact on both speed and energy efficiency. This requires the barrier potential to be very sensitive to the gate voltage (in the device engineers jargon, the device must have 'good electrostatics') 12, 41 and the stray capacitance to be minimized 40, 41 . Indeed, these two aspects are the most important differentiators, in terms of application prospects.
Recently, multiscale simulation approaches [91] [92] [93] [94] , ranging from ab initio simulations of materials and interfaces to complete devices, enabled the quantitative evaluation of the FoM and therefore the optimization of each transistor structure. Here, we choose to consider the best-case scenario of defectless transistors, ideal geometries and ballistic transport. Transistor structures that even in extremely optimistic conditions would not be competitive with the ITRS requirements should be abandoned as candidate technologies. On the contrary, those that instead are competitive will require some more critical testing and development.
Here, we compare optimized transistor structures based on 2D heterostructures in terms of τ and PDP for the HP (Fig. 4d) and for the LP (Fig. 4e ) application classes. The ideal regions are the lower left corners of the graphs in Fig. 4d ,e. It is apparent that only the lateral barristor and the LH-FETs have competitive FoM that could meet the CMOS technology requirements (ITRS 2.0). All of the vertical devices have worse FoM by three orders of magnitude. The reason is that in the vertical devices there is a semimetal layer (typically, the graphene layer) that is very close to the gate electrode and that, on the one hand, screens the electric field induced by the gate voltage, worsening device electrostatics and, on the other hand, is responsible for an increased stray gate capacitance. Both effects tend to degrade the FoM values.
opportunities and conclusion
Transistors based on heterostructures of two-dimensional materials offer new opportunities to sustain Moore's law, but also pose many challenges. The opportunities reside in the possibility to have atomically thin layers that are only weakly coupled to adjacent ones, providing an easier path to three-dimensional stacking and enabling further scaling of planar transistors with good electrostatics, if stray capacitances are properly minimized. Both conditions are essential to sustain the exponential increase of the number of transistors per chip to sustain Moore's law.
However, 2D semiconductor materials with a semiconducting gap larger than 0.5 eV, required for thermionic FET operation, have poor contact resistance and, at best, acceptable mobility. Lateral heterostructures can provide a solution by enabling the optimization of materials for different transistor building blocks (regions of semiconducting material for the channel, and quasi-metallic materials for the source/drain regions and contacts). However, growth or formation of lateral heterostructures is still at the infancy stage.
The road for a digital IC technology based on 2D materials therefore cannot be discarded but is extremely narrow. To maximize the probability of success, it is important to focus the efforts on the options that can provide competitive performance at least in the most optimistic case. In our view, such options are represented by planar transistors, using vertical 3D stacking as a further way to improve transistor density and lateral heterostructures to optimize device performance.
